Computer Architecture: Pipelined and Parallel Processor Design

0.0

Abstracts the essential elements of processor design and emphasizes a design methodology including design concepts, design target data, and evaluation tools Table of Contents Preface Acknowledgements Architecture and Machines Time, Area and Instruction Sets Data: How Programs Behave Pipelined Processor Design Cache Memory Memory System Design Concurrent Processors Shared Memory Multiprocessors I/O and the Storage Hierarchy Processor Studies Appendix A: DTMR Cache Miss Rates Appendix B: SPEC Mark vs. dtmr Cache Performance Appendix C: Modelling System Effects in Caches Appendix D: New DRAM Technologies Appendix E: M G/I Queues Appendix F: Some Details on Bus Based Protocols Bibliography Index.